TURBO DECODER AND TURBO INTERLEAVER

ABSTRACT OF THE DISCLOSURE

A processor on which software interleaver is run is provided. The interleaver generation is split into two parts to reduce the overhead time of interleaver changing.

First preprocessing prepares seed variables requiring a small memory. Second on-thefly address generation generates interleaved address through simple adding and subtracting operations using the seed variables.